This work analyzes the effect of various gate structures on the DC and radio frequency (RF) performance of AlGaN/GaN high-electron mobility transistors (HEMTs). AlGaN/GaN HEMT devices with a 3 μm drain-to-source spacing, 125 μm gate width and 0.3 μm gate length in various gate structures were fabricated to achieve the desired frequency response with a robust, high yield, and repeatable process. The maximum drain current (I DS , max ), maximum DC transconductance (g m ), pinch-off voltage (V th ), current-gain cutoff frequency (f T ), maximum oscillation frequency (f max ), and RF characteristics of the devices in terms of the small-signal gain and RF output power (P out ) at 8 GHz were investigated. The results showed that the output power is increased by 1 dB when the gate structure is changed from field plate to gamma gate. The V th , g m , f T and f max values are maximized when the thickness of the passivation layer between the gate foot and the gate head is minimized. It is shown that the I DS,max is decreased and P out is increased when the gate recess etching process is performed.
Introduction
Gallium-nitride (GaN) based high-electron mobility transistors (HEMTs) on SiC devices have attracted much attention for high radio frequency (RF) power applications due to their highly demanded physical and electrical properties, such as high current density, high breakdown voltage, high thermal conductivity, and high saturation velocity compared to GaAs based HEMTs [1] [2] [3] . GaN based HEMTs are also suitable for coplanar waveguide (CPW) passive technology [2] . AlGaN/ GaN HEMT technology is relatively new compared to Si and GaAs and there are still difficulties in manufacturing these devices with a robust process for high frequencies and high powers. In this work, we have investigated the effects of the different types of gate present in the literature for the same epitaxial structure, drain-source distance, gate length, and field plate length, under the same measurement conditions. Previously in the literature, various gate structures such as I-gate or standard gate structure [4] , gate connected field plate [5] , gamma (Γ) gate [6, 7] , Γ-gate-recessed structure [8] and Γ-gate with air gap structure [9, 10] were investigated. In this work, the structures investigated are named as follows: Type-1 refers to an I-gate, Type-2 refers to an I-gate containing a gate connected field plate; Type-3 refers to a SiN-passivated Γ-gate obtained using dry etch techniques, Type-4 refers to a Γ-gate obtained using electron beam lithography methods, and Type-5 refers to a Γ-gate with air gap structure. Wu et al [5] reported that at 8 GHz, an output power density of 30.6 W mm −1 , power added efficiency (PAE) of 49.6% and a gain of 10.7 dB at a bias of 120 V were achieved for a gate similar to Type-2 with an L G of 550 nm and L F of 900 nm. Wang et al [8] reported that at 8 GHz, an output power density of 9.05 W mm −1 , a PAE of 36.4%, a gain of 5.6 dB, a current gain cut-off frequency of 24 GHz and an maximum oscillation frequency of 34 GHz at a bias of 40 V were achieved for a gate similar to Type-3 with an L G of 350 nm. Pei et al [10] reported that at 10 GHz, an output power density of 3 W mm −1 , a PAE of 70% at a bias of 20 V were achieved for a gate similar to Type-5 with an L G of 200 nm.
Although reports on devices containing solely field plates or gamma gates exist, a report comparing different gate structures with the same epitaxial structure, drain-source distance, gate length and field plate length, under the same set of high power and high frequency conditions does not, which we believe is the significance of our report. Maximum drain current, maximum DC transconductance, pinch-off voltage, current-gain cutoff frequency, maximum oscillation frequency, small-signal gain, RF output power (at 8 GHz), and efficiency of AlGaN/GaN HEMTs are presented. AlGaN/ GaN HEMTs are fabricated using CPW technology with a 3 μm drain-to-source spacing, 125 μm gate width, and 0.3 μm gate (foot) length (L G ) in various gate structures to achieve the desired frequency response with a robust, high yield, and repeatable process.
Device realization
The AlGaN/GaN HEMT structure was grown on a 2′ 6H-SiC substrate in a low-pressure metal-organic chemical vapor deposition reactor (Aixtron 200/4 RF-S). Trimethylgallium (TMGa), trimethylaluminum (TMAl), trimethylindium (TMIn), and ammonia (NH3) were used as Ga, Al, In, and N precursors, respectively. Prior to epitaxial growth, the substrate was annealed at 1150°C for 10 min in a hydrogen environment to remove the surface contaminants. The growth of the HEMT structure was initiated with a 20 nm-thick low temperature AlN nucleation layer. Then, a 270 nm thick high temperature (HT) AlN buffer layer was grown at 1150°C followed by a 1200 nm low pressure carbon doped GaN buffer. Subsequently, a 300 nm thick nominally undoped GaN buffer (2) layer was grown at 1090°C. After that, a 110 nm high mobility GaN channel was grown at 1120°C at a higher pressure than the carbon doped GaN buffer. Active layers were formed with a 1 nm thick AlN spacer layer and a 20 nm thick undoped AlGaN barrier layer at 1150°C with a 28% Al composition. Epitaxial growth was completed with a 3 nm thick GaN cap layer at the same temperature with the AlGaN barrier [11] [12] [13] [14] [15] [16] [17] [18] [19] . The cross-section of the AlGaN/GaN HEMTs on 6H-SiC structure is shown in figure 1 .
The electrical properties of the two-dimensional electron gas (2DEG) were measured with a contactless microwave Hall effect system. The grown HEMT structure exhibited the 2DEG mobility of 1877 cm 2 /V.s with a sheet charge density of 1.270×10 13 /cm 2 and as low as a 262 Ω/sq. sheet resistance at room temperature.
The schematics of AlGaN/GaN HEMTs with various gate structures are given in figure 2. Gate head lengths (L H ) are designed at 1.1 μm to obtain a 0.6 μm field plate length (L F ). Gate length (L G ), gate to source distance (L GS ), and gate to drain distance (L GD ) are chosen to be 0.3 μm, 0.8 μm, and 1.9 μm, respectively, to achieve a high yield, and repeatable process. The characterized HEMT devices have a 1 mm total gate width in the 8×125 μm configuration.
The fabrication process started with mesa isolation etching and ohmic contact formation for the entire device. Mesa etching was performed with an inductively coupled plasma reactive ion etching (ICP-RIE) system by using Cl 2 /BCl 3 plasma-based dry etch. The mesa's height was measured as 85 nm by a using surface profilometer. For ohmic contact formation, a Ti/Al/Ni/Au metal stack was deposited by using an electron beam evaporator (EBE) system with the thicknesses of 12, 120, 35, and 65 nm, respectively. The metal stack was annealed in a nitrogen atmosphere at 850°C for 30 s. After ohmic contacts were formed, TLM measurements were completed using the four-point probe method. The measured ohmic contact resistance was 0.2 Ω.mm.
Since the gates of all the devices were in different forms, the fabrication steps for gate contact were different for each device.
In order to pattern the gate feet regions of the samples, different fabrication steps were applied. A Type-3 device and Type-5 device were passivated with a 200 nm-thick Si 3 N 4 layer grown by a plasma-enhanced chemical vapor deposition (PECVD) system before the formation of the gate pattern. Then, for only a Type-5 device, 80 nm Germanium (Ge) metal was deposited by using EBE over the passivation layer. Type-1 and Type-2 devices were covered with PMMA 950 K A6, the Type-3 and Type-5 devices were covered with ZEP 520 A, and the Type-4 device was covered with three additional layers of electron beam resists, PMMA 950 K A4, MAA EL13 copolymer and then PMMA 50 K A5. Then, in order to define the gate feet, all of the devices were patterned with direct electron-beam lithography with a single exposure. The feet regions of the Type-3 device and Type-5 device were formed by means of dry etching of ICP-RIE with an SF 6 /Ar gas mixture.
In order to form the gate head pattern, the Type-3 device and Type-5 device were covered with PMMA 950 K A6 and electron beam lithography was used to define the gate heads. For only the Type-4 device, 5 nm recess etching was done by using CI 2 /BCI 3 plasma based dry etch for the Type-4 gate structure.
Thereafter, all of the samples' gate feet and head regions were deposited with an Ni/Au metal stack by using the EBE system with thicknesses of 50 and 300 nm, respectively. After this step, Ge wet etching was done with a 10% H 2 O 2 solution for only the sample with a Type 5 gate structure.
As the next step in fabrication, the devices without a passivation layer, i.e. Type-1, Type-2 and Type-4 devices, were passivated with a 300 nm-thick Si 3 N 4 layer using the PECVD system. Then, the openings, where the field plates and interconnected metals would be deposited, were formed by means of the dry etching of the ICP-RIE system with SF 6 and Ar gas mixtures.
After this step the Type-2 device with a field plate had its gate structure covered with ZEP 520 A and patterned with direct electron-beam lithography with a single exposure to define the field plate. Then, these regions were deposited with a Ti/Au metal stack by using the EBE system with thicknesses of 15 and 340 nm, respectively, for field plate metalization formation. SEM images of gate structures are given in figure 3 .
For all of the devices, the air bridge post structures were constituted to reduce the parasitics between cross-overs and for preventing a short circuit of the metals by functioning as a jumper. Finally, a Ti/Au metal stack with a total thickness of 2.2 μm had been deposited as an interconnection using the EBE system, and the fabrication process was completed with this last step. Figure 4 shows a completed device's optical microscope image.
Results
DC measurements were performed using a parametric semiconductor device analyzer. Figure 5 shows the I D -V GS characteristics for devices with different gate structures. The pinch off-voltages (V th ) are −3.8 V for the Type-1 device, −3.7 V for the Type-2 device, −3.0 V for the Type-3 device, −3.2 V for the Type-4 device, and −1.9 V for the Type-5 device. Figure 6 shows the I DS -V DS characteristics for devices with different gate structures. The maximum current densities (I DS , max ) are 1.1 A mm −1 for the Type-1 device, 1.0 A mm
for the Type-2 and Type-3 devices, 0.9 A mm −1 for the Type-4 device, and 0.88 A mm −1 for the Type-5 device. Figure 7 shows the g m -V GS characteristics of the devices for different gate structures. The peak transconductance Large-signal measurements were performed using an automated load pull system at 8 GHz. The data were taken onwafer at room temperature without any thermal management. HEMTs were measured at 100 mA mm −1 drain to source current with 25 V drain bias and the output power, smallsignal gain and power added efficiency (PAE) values were obtained ( figure 10-14) . Small-signal gains are 10.3 dB, 10.3 dB, 9.7 dB, 8.8 dB and 12.7 dB; output powers at 2 dB gain compression are 35.3 dBm (3.4 W mm −1 ), 36.5 dBm 
Conclusion
High-quality AlGaN/GaN HEMTs on a 6H-SiC structure were grown by MOCVD and a study was conducted to examine the effect of various gate structures on the DC and RF performance of AlGaN/GaN HEMTs without using hole technology.
With these measurements, it was seen that the I DS , max value was the highest and V th value was the smallest in AlGaN/GaN HEMTs with a Type-1 gate structure since the absence of a field plate increases gate resistance [20] . The absence of a field plate also decreases the gate to source and gate to drain capacitances (fringing capacitance, C GF ) [21] that limit the decrease in f max , although f T of a Type-1 device is the lowest, and f max is not. In addition, this absence of a field plate structure also results in the lowest output power density and lowest power added efficiency.
For a Type-2 device, the gate connected field plate structure decreases gate resistance and intrinsic gate capacitance (C GO ) which results in the lowest g m . However, the field plate structure increases the intrinsic electron velocity (ν e ) [22] which limits the decrease in the f T , but the passivation layer between the gate and field plate increases the C GF considerably and results in the lowest f max [21] . This field plate structure increases the output power and efficiency compared to a Type-1 device [5] .
In a Type-3 device, the gamma gate structure increases the V th , and g m and maintains the same I DS , max compared to Type-2. This means that the gate resistance is smaller and C GO is bigger than Type-2. The passivation between the gate head and foot that decreases the C GF compared to Type-1 and results in higher f T and f max . The output power at 2 dB compression of a Type-3 device is higher than Type-2 since the C GF is smaller and the lack of a passivation layer above the gate head results in better thermal performance, leading to higher output power. A Type-4 device is the most preferable when the output power and efficiency are considered. It is observed that a 2 nm recess etched process into the the AlGaN barrier layer and placing the Schottky gate directly on the AlGaN barrier layer decreases the C GO , results in smaller g m , and increases gate resistance, resulting in the small V th compared to a Type-3 device. Recess process [23] and the passivation layer over the gate increases C GF , which results in smaller f T and f max compared to a Type-3 device. The recess process and the passivation over the gate head can be a good alternative in the HEMT fabrication process due to the power performance.
A Type-5 device has the highest V th , g m , small-signal gain, f T and f max value due to the air under the gate head and above the passivation layer (owing to the lowest C GF and highest C GO compared to other the gate types) [21, 22] . This fabrication process is a good alternative to increase the high frequency performance of HEMTs without limiting the power performance. It is possible to have high f T and f max values without decreasing the gate length and without decreasing the power performance.
The DC and RF performance of HEMTs devices are strictly dependent on the gate structure. The gate structure and fabrication process should be optimized considering the requirements, robustness and ease of fabrication. Type-4 devices seem to be the best when power and efficiency are considered. Type-5 seems the best alternative when operating at a higher small-signal gain without the reduction of power performance being an issue and, in this way, the f max value increases with a considerably long gate length and the process is robust and repeatable.
